We report an accurate and practical method of estimating interconnect capacitances for a given circuit layout. The method extraction of the complete circuit level capacitances at each node in the circuit. The layout geometry is reduced into base elements that consist of different vertical profiles at each node in the layout. Accurate analytical models are developed for calculating capacitances of structures using a 2-D capacitance simulator TDTL. These are then transformed into 3-D geometry. The resulting capacitance are found to be within 10% of both the measured data and 3-D simulations of structures that are prevalent in a typical chips. The models and their coefficients for different vertical profiles are stored in the capacitance extraction tool CUP, which is coupled to the layout extractor HILEX. As each base element has a unique vertical the corresponding capacitance can be calculated for each node that is then written out to a circuit
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VLSI circuit
be viewed as a dense system of metal layers in a stratified dielectric medium over a silicon substrate. The computation of capacitances between different metal layers for such a densely packed multiconductor system is a complex and difficult task. Numerical techniques such as finite difference finite element boundary element methods and recently reported multipole algorithms exist to evaluate these capacitances but are too compute intensive to be applied at the VLSI chip level. On the other hand, fast empirical models have also been proposed 1 but they are not accurate enough, particularly for estimating 2-D and 3-D coupling capacitances.
In the past, procedures for estimating interconnect capacitances at the circuit level have been proposed and implemented wherein interconnect lines are modeled as distributed lumped circuit elements directly from the layout by using analytical formulas. However, in all these procedures, very approximate formulations have been implemented for estimating the capacitances that limit the validity of the results. For example, the fringe capacitance is calculated using a simple analytic formulation that assumes the fringing surface to be a ground plane. Thus, it completely ignores: (1) the fringe capacitance dependence upon the fringe surface area, and (2) Manuscript received November 9, 1994; revised June 14, 1995. the presence of other conductors above and below it. Since a VLSI circuit is inherently a 3-D structure, the "vertical profile" (see Section II) varies considerably depending upon its spatial location. l-his is clear from Fig. 1 , which shows three vertical profiles in a typical two-layer metallization system.' Ignoring the presence and size of other conductors, while calculating the capacitance at a given point in the circuit, is a serious drawback of most of the published methods of estimating capacitances in a VLSI circuit. In this paper, we report an accurate and practical method of estimating interconnect capacitances for a given layout. The layout geometry is first reduced into base elements, generally trapezoids, on a conducting layer. Next, transformations are applied to the area of the trapezoids to compute the capacitance contribution of each trapezoid. The use of transformations is necessary as capacitance models are extracted using 2-D simulations whereas layout geometry is 3-D in nature. The capacitance of the trapezoids is estimated as a sum of three components, the parallel plate capacitance (due to overlap area), the lateral capacitance (coupling between nonoverlap ping conductors in the same plane), and the fringe capacitance (coupling between conductors in different planes). As a result
Throughout the text the word metal and conductor are used interchangeably. these approximations, any complicated geometry can be by algebraic operations on these elements. The capacitance parameters for these elements themselves are by precharacterizing and a 2-D/3-D library using numerical simulations. Since the model are valid only for a given technology, these libraries to be generated for each technology. This is the price paid to achieve higher accuracy in calculating interconnect capacitances as against simple analytical models that are usually valid only for lumped structures and are of limited accuracy Our method of estimating the capacitances in a given layout has been in regular use at Digital for many years. It has been used extensively in the design of several chips, including all of Digital's Alpha microprocessors. The algorithms are fast enough to routinely compute capacitances for all nodes of multimillion transistor circuits. The method of estimating nodal capacitances also allows one to l easily construct models for nodal capacitances as a function of process parameters, l optimize the process in order to achieve target node capacitances. The procedures for estimating the interconnect capacitances in a VLSI circuit are discussed in Section II. The capacitance models and their parameters (coefficients) derived from 2-D numerical simulations for different geometries are discussed in Section III. This is followed by a discussion on automatic generation of the model libraries for different structures in Section IV. Comparisons of the models with the measured data, as well as 3-D simulations results, for some geometries are discussed in Section V. The discussion on model validation at the circuit level is covered in Section VI, followed by conclusions in Section VII.
II. PROCESS FLOW FOR ESTIMATING CAPACITANCES
The VLSI layout contains information about the connectivity and dimensions of various elements such as transistors, diodes, and their interconnections. Implicit in the layout is information regarding the vertical dimensions of the circuit. The sequence of material layers (conductors and dielectrics) that are present in a vertical dimension at any point on a VLSI circuit is referred to as the "vertical profile." The layout is typically extracted using a layout extraction tool such as which is closely integrated to the capacitance extraction program CUP. This program then allows extraction of the complete circuit level capacitances at each node of the circuit. Fig. 2 3)
4)
"elementary distance unit" that is normally equal to half the minimum feature size for a given technology. Striping is performed across the layout, typically with a left to right sweep. The layout in each stripe can be processed independently. Each stripe is next fractured into elemental areas that consist of rectangles and/or right or left angled triangles. Processing for each stripe is started from the lowest level in the layer hierarchy. Calculations for the capacitance for each elemental area are then performed. These capacitance calculations are based on the models and their coefficients (see Section III) stored in the CUP model library for different vertical profiles. As each elemental area has a unique vertical profile which is now known, the corresponding capacitances are easily calculated. The elemental areas associated with a given node are then summed to give the total or "lumped" capacitance for each node that is then written out to a circuit
The interconnect capacitance at each node in a circuit is calculated using the model shown in Fig. 3(a) . It consists of three conducting layers over the substrate treated as a reference plane (ground potential). The three layers are: (1) bottom conductor-l, (2) middle conductor-2, the conductor of interest, and (3) top conductor-3; they are assumed to be perfect conductors (zero resistivity). The equivalent circuit model for the geometry of Fig. 3 (a) is shown in Fig. 3(b) . The capacitance of interest at any node, in general, consist of the following three components:
l the overlap capacitance due the overlap between two conductors in different planes, l the lateral capacitance between two conductors in the plane l the fringe capacitance that represents coupling between two conductors in different planes. Thus, in general, the interconnect capacitance at any node is given by For the geometry shown in Fig. 3(a) , the overlap capacitance is the sum of the capacitance due to the overlap between conductor-2 and conductor-3 and between conductor-2 and conductor-l Similarly, the fringe capacitance is the sum of the capacitances and , while the lateral capacitance is the sum of and (see Fig. 3(a) ). Note that and are the sum of the fringing capacitance from both edges of the conductor-2 to the surface of the conductors 1 and 3, respectively. Thus, = Also, note that value for the lateral and and fringe and capacitances are affected by the presence and/or absence of conductor-l and conductor-3. Thus, the capacitance of the conductor-2 (self capacitance) is in fact, the sum of = where is capacitance of the conductor-2 with respect to reference (ground) plane. The values for (i, being the number of conductors) are calculated using the boundary element capacitance simulator similar to the one discussed in For the geometry of Fig. 3 (a), the numerically simulated capacitance matrix is a 5 x 5 matrix shown below
. (3) From this capacitance matrix, the coefficient is the sum of + which in fact is equivalent to (2). For the sake of clarity, in Fig. 3 (a), we have not shown the conductor-2 capacitance with respect to the reference ground. Moreover, due to the shielding effect of 1, the capacitance of conductor-2 with respect to the ground plane is negligible and can easily be ignored. The above capacitance matrix is obtained assuming quasi-static behavior of the electric and magnetic fields and thus is applicable only at low frequencies where the skin effect in conductors can be ignored.
It should be pointed out that the modeling approach we have developed is not restricted only to the structure shown in Fig. 3 but is applicable to any arbitrary geometry. However, structures such as vias are not presently modeled by this approach. In the following sections, we show models for the three components of the total node capacitance 'TDTL is Digital Equipment Corporation's proprietary Two Dimensional Transmission Line tool. which calculates line inductance and capacitances. and is based on algorithms reported in reference 
Overlap Capacitance
The overlap capacitance is formed by the surface overlap (in two dimensions) of two conductors and separated by a distance (see Fig. 4 ) apart. It is calculated using the following well known equation for parallel plate capacitance: where 8.854 x is permittivity of free space, is the relative permittivity of the material between the two conductors and and A is the overlap area between them (the shaded area in Fig. 4) . The fabrication process is assumed to be planar so that the thickness between the conductors can be assumed constant for a particular layer combination. This capacitance is calculated only when the two conductors are not parts of the same electrical node. If is the number of conducting layers in a circuit, then there will be different numbers for that are stored in CUP.
Lateral Capacitance
The lateral capacitance is formed by two parallel edges of nonoverlapping (in two 'dimensions) conductors in the same plane as shown in Fig. 5 . For the two parallel conductor edges, with a uniform vertical profile in the capacitor region, the lateral capacitance is given by where is the length of the parallel edges of the two conductors and in the same plane, (d) is the capacitance per unit edge length of two parallel edges of the conductors distance d apart, in the presence of the vertical profile i.
The function (d) is found to fit the following form:
where and are constants arrived at after fitting this equation to the 2-D simulated lateral capacitance data. Fig. 6 shows simulated (circles) lateral capacitance between two metal lines distance d apart and at height from the silicon surface (treated as a ground plane). Curves A and correspond to the capacitances between two conductors in the same plane (say, metal Ml) with and without the presence of a metal M2 above Ml, respectively. For both cases, the simulated data fits the modeled results (continuous lines), based on to within 2%. Note that there is a separate set of these five constants, etc., for each vertical profile. The value for depends upon the spacing d and the length of the parallel edges of the conductors and the vertical profiles in the area between two parallel edges. Note that the vertical profile changes depending upon whether there are conductors above, below, and/or between the conductors whose edges form the capacitance to be calculated. As an example, Fig. 7 shows Ml edges (conductors defining a capacitor (shaded area), and M2 (conductor 2) and M3 (conductor 4) edges partially shading the capacitor region, clearly defining nine different regions with four distinct vertical profiles (marked A to In order to limit the processing time, the capacitance is ignored when the distance d between the conductors exceeds a certain maximum distance d . The capacitance between two Ml conductors in the of conductors M2 and M3 above and below Ml, respectively, are approximated by a linear interpolation rule. Thus, in such cases, the lateral capacitance is given by the area weighted mean of the capacitances for the separate profiles and is calculated using the following relation:
.
(d) .
= where is area of the (i = vertical profile region encountered within the capacitor region, is length of the element such that = Note that in Fig.  7 , there are nine regions (i = but only five regions of constant vertical profile so that there are only four different (k 4). This approach is valid because it is observed in the simulations that the lateral capacitance linearly varies with the variation in the area of a particular vertical profile. In the example shown in Fig. 6 , the lateral capacitance between the Ml edges is calculated using which is a weighted average of the lateral capacitances over five differeht vertical profiles that occur. This linear approximation is fairly good 'for estimating capacitances at the circuit level and typically approximates the actual capacitance to within 10%. 
Fringe Capacitance
The fringe capacitance is formed between the edge of one conductor and the surface of a second conductor above or below the first one. Fringe capacitance is identified only between the two conductors on different planes. Fig. 8(a) shows fringe capacitance when the two conductors overlap, while Fig. 8(b) shows the fringe capacitance when edges do not overlap. The fringe between a given edge and a given surface depends on three factors: (1) area of the surface, (2) location of the surface with respect to the edge, and (3) geometry of the conductors involved.
From 2-D numerical solution, it is found that the fringe capacitance between conductors and can be modeled as where and are the distances from the edge of conductor to the near and far surface edges, respectively, of conductor (see Fig. is the maximum value of the fringe capacitance (see Fig. 9(b) ), is the length of the edge of and is the measure of how the fringe capacitance varies for incremental length of the fringing surface (see Fig. 9(b) ). If = 0, i.e., when the edge of conductor coincides with conductor the above equation takes the form = (1.0
and has the following physical interpretation. As the fringing surface is increased, the fringe capacitance increases and Fig. 9 (b). Note that although curves and do not approach to constant Cf however, for large enough value of will approach To determine and simulations are performed using the geometry of Fig. 9(a) , and parameters and are determined by performing a least squares fit of the above equation to simulated data. A separate fringe capacitance is calculated for each vertical profile of interest, and these constants and are different for different vertical profiles.
For calculating the fringe capacitance between conductors and the capacitor region of significance must be determined. This is found by forming a rectangle from the edge of interest extending to a distance d that is determined by a requirement for accuracy and speed of capacitance calculations. A large d implies a large rectangular region that has to be fractured into trapezoids and hence requires greater than a smaller region. However, a smaller also results in ignoring fringe capacitance contributions beyond the particular chosen. Therefore, d is chosen to be a value. that is a suitable compromise between speed and accuracy. The fringe capacitance between an edge of a conductor and surface of another conductor in the presence of vertical profile is given by = where is a measure of fringe capacitance (per unit length) from edge of conductor to surface of the conductor in the presence of vertical profile and is the effective area in the transformed space as discussed below. Fig. 10 illustrates the geometry for calculating fringe capacitance from a conductor edge to a surface at a distance The scaled area is found by performing an integration over the edge of the conductor surface in the transformed domain using the following transformation:
Since layout geometry is complex, it is fractured into polygons that are one of three types: rectangles, left-, or right-angled triangles. The fringe capacitance contribution for each of these elemental areas for a given vertical profile, in the capacitor region is then calculated using (10). The effective area for the rectangle is given by (see Fig. 10) where is length of the fringing conductor from conductor
The corresponding effective area for a right-angled triangle is given by = + Here and are coordinates of the trapezoid and are known from the layout. The expressions for the fringe capacitance can therefore be seen to consist of a coefficient that is derived from the product of and an effective area
IV. AUTOMATED GENERATION OF CAPACITANCE PARAMETERS
The complexity of the process for generating the model library for all the vertical profiles requires that the process be automated. Towards this end, the program (automated generation of capacitance parameters) has been developed. It generates all the interconnect capacitances and their coefficients required for CUP using the following three steps.
Step Z-As a first step, the information for simulating specific geometries is read from a process file. This file contains relevant process information such as conducting layers widths and thicknesses and spacings between the conducting layers and dielectric constants of the insulating layers. Based on this information, the simulation geometry is created for all vertical profiles of interest. For the lateral capacitance models, the simulation geometries are made functions of the spacing between conductors. For fringe capacitance models, the length of the fringing surface is varied.
Step process file from step I is used to generate capacitances of the conductors using 2-D numerical simulation tool TDTL that is based on algorithms discussed in The output of TDTL is a matrix of capacitance such as the one shown in (3). For an conductor system (plus ground plane), the size of this matrix is x The elements of the capacitance matrix is the self capacitance of the conductor i.e., the capacitance between the conductor and the reference plane
and the off-diagonal elements that exist between the conductors k is the so-called coupling capacitances between them.
The self-capacitance of a conductor represents the total capacitance of that conductor with all other conductors grounded. This form of input is typically required for timing and circuit simulation tools. These capacitance elements separated into their component parts (area, lateral, and fringe) as required. The separation into components indeed depends upon the full geometry of the conductors under consideration. For the example shown in Fig. 11 , we have three conductors in the same plane. For this geometry, the TDTL capacitance matrix will have nine elements and k 3). The fringe capacitance for the central conductor to substrate is calculated as 2 where w is the width of the central conductor.
Step the capacitance components are obtained for each geometry as a function of spacing, the capacitance data is fitted to the respective models, discussed in the previous section, using the nonlinear least squares optimization program OPTIMA This program allows redundancy in parameters to be easily determined with a confidence region evaluation technique.
The output of is a file containing all the model coefficients and layer specifications required to completely characterize the multilevel VLSI circuit. The procedure allows rapid calculations of capacitance model parameters, once the necessary geometry is set up. For a case of = 7 conducting layers, a total of approximately 600 TDTL simulations are required to generate these coefficients.
MODEL A C C U R A C Y
An important feature of the capacitance extraction methodology in CUP is the use of geometric transformations that are applied to analytical models derived for a wide variety Crossover structure.
of geometries. These transformations effectively allow the computation of 3-D capacitances from 2-D analytical models.
To verify the accuracy of the models, a comparison of CUP extracted capacitances with 3-D simulated capacitances is performed. The 3-D simulations were based on a boundary value simulator similar to those reported in This comparison was carried out for two geometries shown in Fig. 12 . The first geometry ( Fig. 12(a) ) is a conductor comb over substrate (Case A), while the second geometry (case shown in Fig. 12(b) is the classical crossover structure widely used as a benchmark for capacitance comparison. The results in Table I Table II .
The CUP extracted results agree with the measured values to within VI. VALIDATION AND MODEL BUILDING The model libraries for a multilevel circuit contain hundreds of capacitance coefficients. Verification of the results of capacitance extraction is therefore essential. This has to be performed on actual layout to obtain a realistic picture of the extracted capacitances on circuit performance. Moreover, validation serves two other essential purposes, those of ensuring error free and robust model libraries to the design community as well as serving as an indicator for tracking changes in layout capacitances due to changes in process parameters.
To satisfy the above requirements, our validation strategy is two-fold. In order to avoid difficulties in interpreting results that can arise with complex layout, a highly structured layout is used for one part of the validation. This layout is in the form of a series of conductors with varying geometry (space, width) and vertical profiles (for a multilevel layout, this can be a large but manageable number). This form of layout allows a rapid estimation of the impact of process changes on capacitance behavior and highlights model related problems and/or unphysical coefficients in the model library. It also serves as a design guide allowing comparison of trends in nodal capacitance across technologies. The validation procedure involves extraction of capacitance using a given model library on the test layout and retrieval and storage of the various components and total nodal capacitances in a database. The second layout contains sections of actual circuit designs. The use of these layouts gives a more realistic picture of how process changes impact the circuit nodal capacitance.
The ease of use of our methodology and its tight integration with existing CAD tools gives considerable flexibility to circuit designers and process engineers, who can customize process files. As an example, it is possible to construct polynomial models of nodal capacitances as a function of process parameters of the form where are the process parameters, and are coefficients to be determined. This enables the optimization of process parameters to obtain target capacitances that are closely optimized for speed, power, crosstalk, and other performance criteria. An example of the application of our methodology is applied to a buffer circuit driving a load dominated by interconnect capacitance, with adjacent and lines (see Fig. 13)) . A simple linear model of the ratio of the total lateral capacitance to the ground capacitance at node A (indicated in Fig.  13 ) was constructed as a function of the conductor thickness. This ratio is a good measure of how the signal carrying conductor can couple to adjacent lines during transients in a circuit. To ensure that the ratio of lateral capacitance to total capacitance the linear model suggests the use of a target thickness of = 0.56 given a range of 0.45 0.75 in the conductor thickness. Although the above example is a rather simple illustration, the procedure can. be generalized to handle multiple objectives. As a first step, polynomial models of multiple objectives are constructed using well-known statistical design techniques. This is followed by optimization to obtain desired target responses, subject to constraints imposed on the process parameters such as conductor dimensions. This is compactly expressed as the following optimization problem: min
subject to and are different objective functions.
VII. C O N C L U S I O N
In conclusion, we have reported an accurate and practical method of estimating interconnect capacitances for a given circuit layout. The method allows extraction of the complete chip level capacitances at each node in the circuit. Accurate analytical models are developed for calculating capacitances between two conductors in the presence of other conductors using a 2-D capacitance simulator TDTL. These models and their coefficients for different vertical profiles are stored in the capacitance extraction tool CUP, which is coupled to the layout extractor HILEX. The comparisons of the models with the measured data, as well as 3-D simulations results, are also discussed. 
